### UNIT-I UNIT-I INFRODUCTION TO VLSI

#### SWATHI E R LECTURER/ECE

**764 - SRIPC** 

#### Introduction

- Meta-Oxide-Semiconductor (MOS) structure is created by superimposing several layers of conducting and insulating materials to form a sandwichlike structure.
- These structures are manufactured using a series of chemical processing steps involving oxidation of the silicon, selective introduction of dopants, and deposition and etching of metal wires and contacts.
- CMOS technology provides two types of transistors: an n-type transistor (nMOS) and a p-type transistor (pMOS).
- Transistor operation is controlled by electric fields so the devices are also called Metal Oxide Semiconductor Field Effect Transistors (MOSFETs)







N-channel MOSEET

- Consider an nMOS transistor.
- The body is generally grounded so the p-n junctions of the source and drain h body are reverse-biased.
- If the gate is also grounded, no current flows through the reverse-biased junctions. Hence, we say the transistor is OFF.
- f the gate voltage is raised, it creates an electric field that starts to attract free electrons to the underside of the Si–SiO2 interface.
- If the voltage is raised enough, the electrons outnumber the holes and a thin region under the gate called the *channel is inverted to act as* an ntype semiconductor.
- Hence, a conducting path of electron carriers is formed from source to drain and current can flow. We say the transistor is ON.



- For a pMOS transistor, The body is held at a positive voltage.
- When the gale is also at a positive voltage, the source and drain junctions are revene-biased and no current flows, so the transistor is OFF.
  - When the gate voltage is lowered, positive charges are attracted to the underside of the Si–SiO2 interface.
- A sufficiently low gate voltage inverts the channel and a conducting path of positive carriers is formed from source to drain, so the transistor is ON.

# REVOLUTION THREEUGH TECHNOLOGY







#### **764 - SRIPC**











In general, a static CNOS gate has

an nMOS pul-down network to connect the output to 0 (GND) and

pNO's pull-up network to connect the output to 1 (VDD)

a logic gate, they both will attempt to exert a logic level at the output.

The networks are arranged such that one is ON and the other OFF for any input pattern.

ALAY	pull-up OFF	pull-up ON
pull-down OFF	Z	1
pull-down ON	0	crowbarred (X)

MALAUNAU UNIVERSION LOUINAL

#### **764 - SRIPC**



ECE



#### FCE CMOS NOR Gate - The nMOS transistors are is parallel to pull the output low when either input is high. The pMOS transitions are in series to pull the output high when both inputs are low NOR gate truth table 0 0 0 0 0 0 ♦ PALAYAM





















ECE















## Pass Transistors and Transmission Gates

- The strength of a signal is measured by how closely it approximates an ideal violage source.
  - The power supplies, or rails, (VDD and GND) are the source of the strongest 1s and 0s.
- An MMOS transistor is an almost perfect switch when passing a 0 and thus we say it passes a *strong 0*. However, the nMOS transistor is imperfect at passing a 1. We say it passes a degraded or **weak 1**.
- An pMOS transistor is an almost perfect switch when passing a 1 and thus we say it passes a strong 1. However, the nMOS transistor is imperfect at passing a 1. We say it passes a degraded or weak 0

#### **764 - SRIPC**



If the voltage on the source rises to  $Vs = V_{DD} - V_{tn}$ ,  $V_{gs}$  falls to  $V_{tn}$  and the transistor cuts itself OFF.

Therefore, nMOS transistors attempting to pass a 1 never pull the source above  $V_{DD} - V_{tn}$ . This loss is called threshold drop.



# DIFFERENT LEVEL OF ABSTRACTIONS IN VLSIDESIGN



ECE






## UNIT-II INTRODUCTION TO VHDL

#### SWATHI E R LECTURER/ECE

## History & VHDL

- Designed by IBM, Texas Instruments, and Intermetrics as part of the DoD funded VHSIC program
- Standardized by the IEEE in 1987: IEEE 1076-1987
- Enhanced version of the language defined in 1993: IEEE 1076-1993
- Additional standardized packages provide definitions of data types and expressions of timing data
  - IEEE 1164 (data types)
  - IEEE 1076.3 (numeric)
  - IEEE 1076.4 (timing)

#### Traditional vs. Hardware Description Languages

- Procedural programming languages provide the how or recipes
  - for computation
  - for data manipulation
  - for execution on a specific hardware model
- Hardware description languages *describe* a system
  - Systems can be described from many different points of view
    - Behavior: what does it do?
    - Structure: what is it composed of?
    - Functional properties: how do I interface to it?
    - Physical properties: how fast is it?

- Descriptions can be at different levels of abstraction
  - Switch level: model ewitching behavior of transistors
  - Register transfer level: model combinational and sequential logic components
  - Instruction set architecture level: functional behavior of a microprocessor
- Descriptions can used for
  - Simulation
    - Verification, performance evaluation
  - Synthesis
    - First step in hardware design

## Why do we Describe Systems?

- Design Specification
  - unambiguous definition of components and interfaces in a large design
- Design Simulation
  - verify system/subsystem/chip performance
     prior to design implementation
- Design Synthesis
  - automated generation of a hardware design

### Digital System Design Flow



- Design flows operate at multiple levels of abstraction
- Need a uniform description to translate between levels
- Increasing costs of design and fabrication necessitate greater reliance on automation via CAD tools
  - \$5M \$100M to design new chips
  - Increasing time to market pressures

**Description for Manufacture** 



- Automation of design refinement steps
- Feedback for accurate simulation
- Example targets: ASICs, FPGAs



- Design is structured around a hierarchy of representations
- HDLs can describe distinct aspects of a design at multiple levels of abstraction









## Basic VHIC Concepts

• Interfaces

- Modeling Behavior, Dataflow, Structure)
- Test Benches
- Analysis, elaboration, simulation
- Synthesis

### Basic Structure of a VHDL File

• Entity

- Entity declaration: interface to outside world; defines input and output signals
- Architecture: describes the entity, contains processes, components operating concurrently



## Entity Declaration

#### entity NAME\_OF\_ENTITX

port (signal\_names.msde type;

signal\_navies\_mode type;

signal\_mmes: mode type);
end [NAME\_OF\_ENTITY];

4 -10	MVL	9	
Uninitialized	'U'	Weak 1	`Η΄
Don't Care	`-'	Weak 0	`L′
Forcing 1	`1'	Weak Unknown	`W′
Forcing 0	`0'	High Impedance	`Ζ΄
Forcing Unknown	`Χ΄		

- NAME\_OF\_ENTITY: user defined
- signal\_names: list of signals (both input and output)
- mode: in, out, buffer, inout
- type: boolean, integer, character, std\_logic



Behavioral Model

architecture architecture\_name of NAME\_OF\_ENTITY

is -- Declarations

begin
 -- Statements
end architecture\_name;

#### VHDL Frocess

#### Group of Instructions that are executed sequentially

- Cynt x
  - process
    - declarations;
  - begin
    - sequential statement;
    - sequential statement;
  - end process;
- The whole process is a concurrent statement

COEN 313: Sequential Statements



- An if...else statement is a sequential statement in VHDL which got executed depending on the value of the condition. The if condition tests each condition sequentially until the true condition is found.
- VHDL is a Haroware Description Language that is used to describe at a high level of abstraction a digital circuit in an FPGA or ASIC. When we need to perform a choice or selection between two or more choices, we can use the VHDL conditional statement.
- VHDL entity example. The entity syntax is **keyword "entity"**, **followed by entity name and the keyword "is" and "port"**. Then inside parenthesis there is the ports declaration. In the port declaration there are port name followed by colon, then port direction (in/out in this example) followed by port type.





Architecture Examples: Benavioral Description

- Entity FULLADDER is
   port (
   A B,C: in std\_logic;
   SUM, CARRY: in std\_logic);
   end FULLADDER;
- Architecture CONCURRENT of FULLADDER is begin

SUM <= A xor B xor C after 5 ns;

CARRY  $\leq (A \text{ and } B) \text{ or } (B \text{ and } C) \text{ or } (A \text{ and } C) \text{ after } 3$ 

ns;

end CONCURRENT;

Architecture Examples: Structural Description ...

architecture STRUCTURAL of CULLADDER is signal S1, C1, C2 : bit; component HA port (I1, I2 : in bit; £, O : out bit); end component; component OR port (I1, I2 : in bit; X : out bit); end component: begin

INST\_HA1 : HA port map (I1 => B, I2 => C, S => S1, C => C1); INST\_HA2 : HA port map (I1 => A, I2 => S1, S => SUM, C => C2); INST\_OR : OR port map (I1 => C2, I2 => C1, X => CARRY); end STRUCTURAL;











- Testing a dealer by simulation
- Use a test pench model
  - an architecture body that includes an instance of the design under test
  - applies sequences of test values to inputs
  - monitors values on output signals
    - either using simulator
    - or with a process that verifies correct operation



- VHDL CODES:
- OR gate program
- library IEEE;

- use IEEE.STD\_LOGIC\_1164.ALL; us\_IEE\_STD\_LOGIC\_ARITH.ALL;
- use IEEE.STD\_LOGIC\_UN\$.GNF D.AL
- entity gate is
- Port ( a : in STD\_LOCIC; b : in S D\_LOGIC;
- c : out STD\_LOGIC); end gate
- architecture Behavioral of safe is begin
- c <= a or b;
- end Behavioral;
- ANDgate Program
- library IEEE;
- use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL;
- use IEEE.STD\_LOGIC\_UNSIGNED.ALL;
- entity gate is
- Port ( a : in STD\_LOGIC; b : in STD\_LOGIC;
- c : out STD\_LOGIC); end gate;
- architecture Behavioral of gate is begin
- c <= a and b; end Behavioral;



- VHDL CODES:
- NOT gate program
- library IEEE;

- use IEEE.STD\_LOGIC\_1164.ALL; us\_IEE\_STD\_LOGIC\_ARITH.ALL;
- use IEEE.STD\_LOGIC\_UNS.GNF D.AI
- entity gate is
- Port ( a : in STD\_LOC (C); end g
- architecture Behavioral of gate s begin
- c <= a not b;
- end Behavioral;
- NANDgate Program
- library IEEE;
- use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL;
- use IEEE.STD\_LOGIC\_UNSIGNED.ALL;
- entity gate is
- Port ( a : in STD\_LOGIC; b : in STD\_LOGIC;
- c : out STD\_LOGIC); end gate;
- architecture Behavioral of gate is begin
- c <= a nand b; end Behavioral;



- VHDL CODES:
- Nor gate Program
- library IEEE;

- use IEEE.STD\_LOGIC\_1164.ALL; us\_IEE\_STD\_LOGIC\_ARITH.ALL;
- use IEEE.STD\_LOGIC\_UNS.GNF\_D.AL
- entity gate is
- Port ( a : in STD\_LOCIC; b in S D\_LOGIC;
- c : out STD\_LOGIC); end gate
- architecture Behavioral of safe is begin
- c <= a nand b; end Behavioral;
- Exor gate Program
- library IEEE;
- use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL;
- use IEEE.STD\_LOGIC\_UNSIGNED.ALL;
- entity gate is
- Port ( a : in STD\_LOGIC; b : in STD\_LOGIC;
- c : out STD\_LOGIC); end gate;
- architecture Behavioral of gate is begin
- c <= a exor b; end Behavioral;

## COMBRATIONAL CIRCUIT DESIGN

#### SWATHI E R LECTURER/ECE













# TRUTH TOBLE

3	В	Difference	Borrow
	0	0	0
0	1	1	1
1	0	411 CO1/8A	0
1	1	0	0


# TRUTH KABLE OUTPUT Bout Bin D O 0



4 to 1 Multiplexer and its truth table













### VHDL PROGRAM FOR HALF ADDER

Ibrery IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

VHDL Code Half adder

entity half\_adder is port(a,b:in bit; sum,carry:out bit); end half\_adder;

architecture data of half\_adder is begin

sum<= a xor b;

carry <= a and b;

end data;

### VHDL PROGRAM FOR FULL ADDER

Full adder Code:

library\_INTE; use /EEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; us! IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity full\_adder is port (a,b,c:in bit; sum,carry:out bit); end full\_adder;

architecture data of full\_adder is begin

```
sum<= a xor b xor c;
carry <= ((a and b) or (b and c) or (a and c));
end data;
```

### VHDL PROGRAM FOR HALF SUBTRACTOR

- library IEEE;
- use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL;
- use IEEE.STD\_LOGIC\_VINJIGNED.ALL;
- •

- Library ieee;
- use ieee.std\_ogio\_1164.all;
- •
- entity half\_sub is
- port ( a,b : in std\_logic; dif,bo: out std\_logic );
- end half\_sub;
- •
- architecture sub\_arch of half\_sub is begin
- dif <= a xor b;</li>
- bo <= (not a) and b; end sub\_arch;</li>

### VHDL PROGRAM FOR FULL SUBTRACTOR

• library IEEE;

- use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL;
- use IEEE.STD\_LOGIC\_UNSIGNED.ALL;
- entity full\_sub is
- port(a,b,c: in bit; sub, borrow:out bit); end full\_sub;
- architecture data of full\_sub is beginsub<= a xor b xor c;
- borrow <= ((b xor c) and (not a))or (b and c);</li>
- end data;

# ECEVHDL PROGRAM FOR SINGLE BITDIGITAL CONCARATOR

- library IEEE;
- use IEEE.STD\_LOGIC\_1164.ALL;
- entity comparator\_1bit is
- Port ( A, PC is std\_logic; G,S,E: out std\_logic);
- end comparator\_1bit;
- architecture comp\_arch of comparator\_1bit is begin
- G <= A and (not B); S <= (not A) and B; E <= A xnor B;
- end comp\_arch;

### VHDL PROGRAME OR ENCODER

• library IEEE;

- use IEEE.STD\_LOGIC\_1164.AL; use IEEE.STD\_LOGIC\_ARITH.ALL;
- use IEEE.STD\_LOGIC\_UNSIGNED.ALL;
- entity first is
- port ( input : in std\_logic\_vector(3 downto 0); output : out std\_logic\_vector(1 downto 0)); end first
- architecture Behavioral of first is begin
- process(input) begin
- case input is
- when "0001" =>output <= "00";</li>
- when "0010" =>output <= "10";</li>
- when "0100" =>output <= "01";</li>
- when "1000" =>output <= "11"; when others =>null;
- end case; end process;
- end Behavioral;

# VHDL PROGRAMEOR DECODER

- Libraryieee;
- use ieee.std\_logic\_1164.all; useieee.std\_logic\_arith.all; useieee.std\_logic\_unsigned.all;
- entityobject to is port(clk : in std\_logic;
- sw : in std\_logic\_vector(3 downto 0); y : out std\_logic\_vector(7 downto 0);
- -- sel : out std\_logic\_vector(5 downto 3) sel : out std\_logic\_vector(5 downto 0)
- );
   DOVOLUTION TUDALICU TECHNOLOGY
- endobject\_co;

### Four bit Arithmetic adder

- LIBRARY IEEE;
- USE IEEE STD GIC\_1164.ALL;
- USE IEEE STOLOGIC\_ARITH.ALL;
- ENTITY ADDER\_4 BIT IS
- PORT(A:IN STD \_LOGIC\_VECTOR(3 DOWN TO 0); (B:IN STD \_LOGIC\_VECTOR(3 DOWN TO 0);
- CARRY:OUT STD\_LOGIC;
- S:OUT STD\_LOGIC \_VECTOR(3 DOWN TO 0);
- END ADDER\_4 BIT;

- BEGIN;
- SIGNAL CO,C1,C2,C3:STD LKOGIC;
- END COMPONENT;
- CY:OUT STD LOGIC);
- SUM:OUT STD LOGIC;
- CI:IN STOLOGIC;
- Y:IN STD LA
- COMPONENT FA • PORT(X:INSTD OGIC;

IS

### • BBAR<=NOT B; ()

- FAO:FA PORT MAP(A(0)), BBAR(0), '1', D(0)C(0);
- FA1:FA PORT MAP(A(1)),BBAR(0),'1',D(0)C(0);
- FA2:FA PORT MAP(A(2)),BBAR(0),'1',D(0)C(0);
- FA3:FA PORT MAP(A(3)),BBAR(0),'1',D(0)C(0);
- CARRY<=C3;
- END ARCH\_4;

### Four bit Arithmetic SUBTRACTOR

- LIBRARY IEEE;
- USE IEEE STD\_CGIC\_1164.ALL;
- USE IEEE STOLOGIC\_ARITH.ALL;
- ENTITY SOB 4 BIT IS
- PORT(A:IN STD \_LOGIC\_VECTOR(3 DOWN TO 0); (B:IN STD \_LOGIC\_VECTOR(3 DOWN TO 0);
- D:OUT STD\_LOGIC;
- OV:OUT STD\_LOGIC \_VECTOR(3 DOWN TO 0);
- END SUB\_4 BIT;

### ARCHITECTURE SUB\_ARC OF ADDER\_4 BIT IS

- COMPONENT FA
- PORT(X:INSTD\_\OGIC;
- Y:IN STD\_LOCIC,
- CI:IN STD LODIC;
- SUM:OUT STD\_LOGIC;
- CY:OUT STD\_LOGIC);
- END COMPONENT;
- SIGNAL C0,C1,C2,C3:STD\_LKOGIC;
- BEGIN;

### • BBAR<=NOT B;

- FAO:FA PORT (A(0)),BBAR(0),'1',D(0)C(0);
- FA1:FA PORT MAP(A(1)),BBAR(0),'1',D(0)C(0);
- FA2:FA PORT MAP(A(2)),BBAR(0),'1',D(0)C(0);
- FA3:FA PORT MAP(A(3)),BBAR(0),'1',D(0)C(0);
- OV<=C2 XOR C3;
- END SUB\_4;

# SEQUENTIAL CIRCUIT DESIGN

### SWATHI E R LECTURER/ECE









# 3 BIT SYNCHRONOUS UP COUNTER



### ECE 3 BIT SYNCHRONOUS OWN COUNTER Logic Diagram for - Dit Down Counter: $Q_0$ $Q_1$ $Q_2$ Vdd Vdd Vdd $\mathbf{Q}$ PR Q $\mathbf{O}$ PR PR C O $\circ$ Cir Cir Cir Clear



# 3 BIT ASYNCHRONOUS UP COUNTER







Decade counter



Input Pulses	D	C	В	А
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
0	0	0	0	0 (resets)

REVOLUTION THREEUGH TECHNOLOGY




#### DFLIPKOP Library IEEE; USE IEEE.Std\_logic\_1164.all entity RisingEdge\_DFlipFlopIs port( Q : out std\_logic, Ck .in std\_logic; D : in std\_logic ); end RisingEdge\_**DFHp**Plop; architecture Behavioral of RisingEdge\_DFlipFlop is begin process(Clk) begin if(rising\_edge(Clk)) **then** Q <= D; end if; end process; end Behavioral;

## **764 - SRIPC**

## D FLIPFLOP with RESET

Library IEEE; USE IEEE.Std\_logic\_1164.all; entity RisingEdge\_DFlipFlop port( reset,Q : out std\_logic: Ck :in std\_logic; D : in std\_logic ); end RisingEdge\_DEHpFlop architecture Behaviora of RisingEdge\_DFlipFlop is begin process(Clk) Reset="1 then temp='0';" begin if(rising\_edge(Clk)) then Q <= D; end if; end process; end Behavioral;

T FLIP FLOPS

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; entity T\_FF is port(T: in std logic; Clock: in std logic; Q: out std\_logic); end T\_FF; architecture Behavioral of T signal tmp: std\_logic; begin process (Clock) begin if Clock'event and Clock='1' then if T='0' then tmp <= tmp;</pre> elsif T='1' then tmp <= not (tmp);</pre> end if; end if; end process;  $Q \leq tmp;$ end Behavioral;

## T FLIP FLOPS with RESET

library IEEE; use IEEE.STD LOGIC 1164.ALL; entity T FF is port( reset,T: in std\_logic; Clock: in std logic; Q: out std logic); end T FF; architecture Behavioral of T FF signal tmp: std\_logic; begin process (Clock) begin if Clock'event and Clock='1' then Reset="1 then temp='0';" if T='0' then tmp <= tmp;</pre> elsif T='1' then tmp <= not (tmp);</pre> end if; end if; end process;  $Q \leq tmp;$ end Behavioral;

library ieee;

entity JK\_FF is

end JK\_FF;

begin

use ieee. std\_logic\_1164.all; use ieee. std\_logic\_arith.all; use ieee. std\_logic\_unsigned.all;

PORT( J,K,CLOCK: in std\_logic;

Architecture behavioral of JK\_FF is

Q, QB: out std\_logic);

# J K FLIP PLOPS

PROCESS(CLOCK) variable TMP: std\_logic; begin if(CLOCK='1' and CLOCK'EVENT) then if(J='0' and K='0')then TMP:=TMP; elsif(J='1' and K='1')then TMP:= not TMP; elsif(J='0' and K='1')then TMP:='0'; else TMP:='1'; end if; end if; Q<=TMP; Q <=not TMP; end PROCESS; end behavioral;

#### J K FLIP FLOPS with RESET

library ieee; use ieee. std logic 1164.all; use ieee. std\_logic\_arith.all; use ieee. std\_logic\_unsigned.all; entity JK\_FF is PORT(reset J,K,CLOCK: in std\_logic; Q, QB: out std\_logic); end JK\_FF; Architecture behavioral of JK FF is begin PROCESS(CLOCK) variable TMP: std\_logic; begin if(CLOCK='1' and CLOCK'EVENT) then Reset="1 then temp='0';" if(J='0' and K='0')then TMP:=TMP; elsif(J='1' and K='1')then TMP:= not TMP; elsif(J='0' and K='1')then TMP:='0'; else TMP:='1'; end if; end if; Q<=TMP; Q <=not TMP; end PROCESS;

#### VHDL code for synchronous up-counter

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL ; use IEEE.STD\_LOGIC\_UNSIGNED.NU

entity SOURCE is

Port ( CLK,RST : in STD\_LOGIC

COUNT : in out STD LOGIC VECTOR (3 downto 0));

end SOURCE;

architecture Behavioral of sOURCE is

begin

process (CLK,RST) begin if (RST = '1')

then COUNT <= "0000";

elsif(rising\_edge(CLK))
then COUNT <= COUNT+1;</pre>

end if;

end process; end Behavioral;

# VHDL code for synchronous down-counter

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL entity is

Port ( clk,rst : in STD\_LOGIC; count : out STD\_LOGIC\_VECTOR (3 downto 0)); end;

architecture Behavioral cf aown\_count is signal temp:std\_logic\_vector(3 downto 0); begin process(clk,rst) begin if(rst='1') then temp<="1111"; elsif(rising\_edge(clk)) then temp<=temp-1; end if; end process; count<=temp; end Behavioral;

**764 - SRIPC** 

#### VHDL code for synchronous updown-oounter

library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity updown count is Port ( clk,rst,updown : in STD count : out STD LOGIC VECT (R /2 downto 0)); end updown count; architecture Behavioral our aovin count is signal temp:std\_logic\_vector(3\_downto 0):="0000"; Begin process(clk,rst) begin if(rst='1') then temp<="0000" ; elsif(rising edge(clk)) then if(updown='0') then temp<=temp+1; else temp<=temp-1; end if; end if; end process; count<=temp;</pre> end Behavioral;

### VHDL CODE FOR DECADE COUNTER

library IEEE; use IEEE.STD LOGIC 1164.ALL; entity decade is Port ( CLOCK : in STD\_LOGIC; RESET : in STD LOGIC; Q: out STD\_LOGIC\_VECTO write 0)); end decade; architecture Behavioral of tead downto 0):= "0000"; signal q tmp: std logic vect begin process(CLOCK, RESET) begin if RESET = '1' then count <= "0000"; Else if clock'event AND clock='1' then If count<count+'1'; Else count <= "0000"; end if  $Q \leq count;$ end process; end Behavioral;

## VHDL CODE FOR RING COUNTER

#### library IEEE;

- use IEEE.STD\_LOGIC\_1164.ALL;
- •

- entity Ring\_counter is
- Port ( CLOCK : in STD\_LOGIC;
- RESET : in STD\_LOGIC;
- Q: out STD\_LOGIC\_VECTOR (3 down to (
- end Ring\_counter;
- •
- architecture Behavioral of Ring, cold ter is
- signal q\_tmp: std\_logic\_vector(3 downo 0):= "0000";
- begin
- process(CLOCK,RESET)
- begin
- if RESET = '1' then
- q\_tmp <= "0001";
- elsif Rising\_edge(CLOCK) then
- q\_tmp(1) <= q\_tmp(0);</li>
- q\_tmp(2) <= q\_tmp(1);
- q\_tmp(3) <= q\_tmp(2);
- q\_tmp(0) <= q\_tmp(3);
- end if;
- end process;
- Q <= q\_tmp;
- end Behavioral;

#### VHDL CODE FOR JOHNSON COUNTER

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL;

ECE

entity Johnson\_counter is Port ( clk : in STD\_LOGIC; rst : in STD\_LOGIC; Q : out STD\_LOGIC\_VECTOR (3 downto 0)); end Johnson\_counter;

architecture Behavioral of Johnson signal temp: std logic vector(3 q 0000" begin process(clk,rst) begin if rst = '1' then temp <= "0000"; elsif Rising edge(clk) then  $temp(1) \le temp(0);$  $temp(2) \le temp(1);$  $temp(3) \le temp(2);$  $temp(0) \le not temp(3);$ end if; end process;  $Q \leq temp;$ end Behavioral;



#### PROM

ECE

PROM chips have several different applications, including **cell phones, video game consoles, RFID tags, medical devices, and other electronics**. They provide a simple means of programming electronic devices. Standard PROM can only be programmed once.



#### PAL

ECE

Programmable Array Logic (PAL) is a type of semiconductor used to implement logic functions in digital programs. PAL is a type of programmable logic device, which is a term for an integrated circuit that can be programmed in a laboratory to perform complex functions



		ΔΙΔ
P(ROM)		U Filmus
		- 0
1. AND array is fixed, CR array is programmable	1.OR array is fixed, AND is array programmable.	1.Both arrays are programmable.
2.Only SSOP type boolean function or expression can be implement.	2.Any SOP type Boolean expression can be implement.	2.Any SOP type expression can be implement.
3. Cost is low.	3. Cost is low.	3. Costlier.
4. Simple to construct.	4. Simple to construct.	4. Complex to construct.

ECE

-REVOLUTION THREAUGH TECHNOLOGY -

- Available choice for digital designer
- FPGA A detailed too

- Interconnection Framework
  - FPGAs and Vr LDs
- Field programmability and programming technologies
  - SRAM, Anti-fuse, EPROM and EEPROM

#### Designer's Choice

- Digital designer has various options
  - SSI (small scale integrated circuits) or MSI (medium scale integrated circuits) components
    - Difficulties arises as design size increases
    - Interconnections grow with complexity resulting in a prolonged testing phase
  - Simple programmable logic devices
    - PALs (programmable array logic)
    - PLAs (programmable logic array)
      - Architecture not scalable; Power consumption and delays play an important role in extending the architecture to complex designs
      - Implementation of larger designs leads to same difficulty as that of discrete components

## Designer's Choice

- Quest for high capacity; Two choices available
  - MPGA (Masked Programmable Logic Devices)
    - Customized during fabrication
    - Low volume expensive
    - Prolonged time-to-market and high financial risk
  - FPGA (Field Programmable Logic Devices)
    - Customized by end user
    - Implements multi-level logic function
    - Fast time to market and low risk

#### FPGA – A Quick Look

- Two dimensional array of customizable logic block placed in an interconnect array
- Like PLDs programmable at users site
- Like MPGAs implements thousands of gates of logic in a single device
  - Employs logic and interconnect structure capable of implementing multi-level logic
  - Scalable in proportion with logic removing many of the size limitations of PLD derived two level architecture
- FPGAs offer the benefit of both MPGAs and PLDs!

# FPGA – A Detailed Look

- Based on the principle of functional completeness
- FPGA: Functionally complete elements (Logic Blocks) placed in an interconnect framework
- Interconnection framework comprises of wire segments and switches; Provide a means to interconnect logic blocks
- Circuits are partitioned to logic block size, mapped and routed



### Interconnection Framework

- Granularity and interconnection structure has caused a split in the industry
- FPGA

ECE

- Fine grained
- Variable length interconnect segments
- Timing in general is not predictable; Timing extracted after placement and route



" Closed lines are asposition neighboring logic blades which are not shown

# Interconnection Framework

#### CPLD

- Coarse grained
   (SPLD like blocks)
- Programmable crosseer interconnect structure
- Interconnect structure uses continuous metal lines
- The switch matrix may or may not be fully populated
- Timing predictable if fully populated
- Architecture does not scale well



#### Field Programmability

- Field programmability's achieved through switches (Transistors controlled by memory elements or fuses)
- Switches control the following aspects
  - Interconnection among wire segments
  - Configuration of logic blocks
- Distributed memory elements controlling the switches and configuration of logic blocks are together called "Configuration Memory"

# Technology of Programmable Elements

- Vary from vendor to vendor. All share the common property: Configurable in one of the two positions – 'ON' or 'OFE'
- Can be classified into three categories:
  - SRAM based
  - Fuse based
  - EPROM/EEPROM/Flash based
- Desired properties:
  - Minimum area consumption
  - Low on resistance; High off resistance
  - Low parasitic capacitance to the attached wire
  - Reliability in volume production

#### SRAM Programming Technology

- Employs SRAM (Static PAN) cells to control pass transistors and/or transmission gater
- SRAM cells control the configuration of logic block as well.
- Volatile

ECE

- Needs an external storage
- Needs a power-on configuration mechanism
- In-circuit re-programmable
- Lesser configuration time
- Occupies relatively larger area



(A) pass transistor



(B) Multiplexet



- Though implementation differ, all anti-fuse programming elements share common property
  - Uses materials which normally resides in high impedance state
  - But can be fused irreversibly into low impedance state by applying high voltage

# Anti-fuse Programming Technology

- Very low ON Resistance (Faster implementation of circuits)
- Limited size of anti-fuse elements; Interconnects occupy relatively lesser area
  - Offset : Larger transistors needed for programming
- One Time Programmable

- Cannot be re-programmed
  - (Design changes are not possible)
- Retain configuration after power off



- EPROM Programming Technology
  - Two gates: Floating and Select
  - Normal mode:
    - No charge on floating gate
    - Transistor behaves as normal n-channel transistor
  - Floating gate charged by applying high voltage
    - Threshold of transistor (as seen by gate) increases
    - Transistor turned off permanently
  - Re-programmable by exposing to UV radiation



# EPROM Programming Technology

- No external storage mechanism
- Re-programmable (Not all!)

- Not in-system re-programmable
- Re-programming is a time consuming task

# EEPROM Programming Technology

• Two gates: Floating and Select

ECE

- Functionally equivalent to EPROM; Construction and structure differ
- Electrically Frasable: Re-programmable by applying high voltage

(No UV radiation expose!)

• When un-programmed, the threshold (as seen by select gate) is negative!



# EEPROM Programming Technology

- Re-programmable, in general, in-system re-programmable
- Re-programming consumes lesser time compared to EPROM technology
- Multiple voltage sources may be required

ECE

• Area occupied is twice that of EPROM!






# Commercially Available Devices

- Architecture differe from vendor to vendor
- Characterized by

ECE

- Structure and content of logic block
- Structure and content of routing resources
- To examine, look at some of available devices
  - FPGA: Xilinx (XC4000)
  - CPLD: Altera (MAX 5K)



#### Hierarchical PLD structure

- First level: LABs (Functional blocks); LAB is similar to SPLDs
- Second Level: Interconnections among LABs
- LAB consists of
  - Product term array
  - Product term distribution
  - Macro-cells
  - Expander product terms
- Interconnection region: PIA
- EPROM/EEPROM based
- Example: MAX5K, MAX7K

### SRAM FPGA - GEPROM FPGA

ECE

 An FPGA is similar to several other types of devices which have been around for quite a while, the difference being that an FPGA is simply much more expandable and versatile. The devices which FPGAs get compared to most often are CPLDs (Complex Programmable Logic Devices), which are similar in function but typically have way less logic gates inside them; Customizable CPU design is much more feasible with an FPGA. Once upon a time, CPLDs also had the distinct advantage of retaining their configuration even

### SRAM FPGA - EPROM FPGA

ECE

 when turned off; When FPGAs first came out, they used simple SRAM to hold their configuration, which of course would be lost when the device has power. Back then, the FPGA had to be programmed from scratch every time it was turned on usually from a separate serial ROM chip. But today, FPGAs come in Flash, EPROM, and EEPROM variants, which will retain configuration, and which can also be reprogrammed. (Fuse and anti-fuse FPGAs also exist, which act like PROMs in that they are onetime programmable, and cannot be reprogrammed

### SRAM FPGA - EPROM FPGA

ECE

- afterward.) Despite tois, however, most FPGAs still use SRAM for reasons of simplicity (when you need to represerve it, it's easier to re-encode a small ROM chip than to reprogram a large FPGA chip), so count on having to use a separate boot ROM for the FPGA.
- Use of an FPGA is broadly divided into two main stages: The first is "configuration mode", the mode in which the FPGA is when you first power it up. Configuration mode is, as you may have guessed, where you configure the FPGA; That is,

## SRAM FPGA - EPROM FPGA

ECE

 this is when you load your code into it, dictating how the pins behave. Once configuration is complete, the FPGA goes into "user mode", its main mode of operation, where the programmed circuit exhally starts functioning.

#### Product - FPGA vs ASIC Comparison:

#### FPGA benefits vs ASICs:

ECE

- Design time: 9 month design cycle vs 2-3 years
  Cost: No \$3-5 M upfront (NFE) design cost. No \$100-500k mask-set cost
- High initial ASN cost recovered only in very high volume products - Volume:
- Due to Moore's law, many ASIC market requirements now met by FPGAs Eg. Virtex II Pro has 4 processors, 10 Mb memory, IO

#### **Resulting Market Shift:**

- Dramatic decline in number of ASIC design starts:
  - 11,000 in '97
  - 1,500 in '02
- FPGAs as a % of Logic market: Increase from 10 to 22% in past 3-4 years
- FPGAs (or programmable logic) is the fastest growing segment of the semiconductor industry!!





 An ASICS
 An ASIC (application-specific integrated circuit) is a serie hip designed for a special application, such as a particular kind of transmission protocol or a handheld computer. You might contrast it with general integrated circuits, such as the microprocessor and the random access memory chips in your PC. ASICs are used in a wide-range of applications, including auto emission control, environmental monitoring, and personal digital assistants (PDAs).

Sunil Kumar Sahu, Lecturer RCET

ECE